Abstract: In this paper, the power consumption of a conventional full adder circuit is reduced by using transmission gate at the place of pass transistor logic (NMOS or PMOS). This circuit is designed using 100nm technology parameters.

Keywords: power; full adder circuit; transmission gate; pass transistor; NMOS; PMOS.